## Notice of References Cited Application/Control No. 09/772,920 Examiner Belur V Keshavan Applicant(s)/Patent Under Reexamination CLEVENGER ET AL. Page 1 of 1

## **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	А	US-5,529,953	06-1996	Shoda, Naohiro	438/644
*	В	US-6,284,642	09-2001	Liu et al.	438/622
*	С	US-6,165,898	12-2000	Jang et al.	438/638
*	D	US-6,313,003	11-2001	Chen, Sheng-Hsiung	438/396
*	Е	US-6,319,813	11-2001	Givens, John H.	438/624
*	F	US-6,123,992	09-2000	Sugai, Kazumi	427/250
*	G	US-5,612,254	03-1997	Mu et al.	438/634
*	Ι	US-5,939,788	08-1999	McTeer, Allen	257/751
*	1	US-6,319,821	11-2001	Liu et al.	438/636
	J	US-			
·	К	US-			
	L	US-			
	Μ	US-			

## **FOREIGN PATENT DOCUMENTS**

*	4	Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q			•		
	R					
	s					
	Т					

## NON-PATENT DOCUMENTS

	NON-PATENT DOCUMENTS				
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
<b>#</b>	U	S. Wolf, Silicon Processing For The VLSI ERA-2, 1990, p194			
	٧				
	w				
	X				

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.